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ABSTRACT 
This paper presents an  airborne read-time processor 
currently under development for the Danish C-band 
SAR, which has been flown since 1989. The main 
purpose of the processor is to  assist, the operator in 
using the SAR system, but since tlhe imagery pro- 
duced has a very high quality it can substitute off-line 
products in  many cases. The real-time processor 
implements the range-Doppler algoiithm as a pipe- 
line of elements interconnected by a dedicated data 
path and a control bus. Basicly only three different 
types of elements are involved: a priogrammable sig- 
nal processing element, a multi-purpose memory 
element and a multi-purpose interface element. The 
hardware design will be finished in the first half of 
1991, and a first reduced version of the processor is 
expected to be operational early 1992. 
KEYWORDS: SAR, DSP, real-time processor, algor- 
ithm, architecture, implementation. 
INTRODUCTION 
In January 1986 the Electromagneltics Institute a t  
the Technical University of Denmark (TUD) laun- 
ched a remote sensing activity called “Coherent 
Radar and Advanced Signal processing” (KRAS). 
The goal is to  develop an airborne C!-band Synthetic 
Aperture Radar (SAR) [l]. So far data have been re- 
corded on High Density Digital Tapes (HDDT) and 
processed in the laboratory using a general-purpose 
computer, but now an airborne Real-Time Processor 
(RTP) is under development. 
The Danish SAR is a strip map SAR with a very high 
degree of flexibility achieved through extensive use of 
digital electronics. In particular both the signal ge- 
neration and the signal processing aire digital. 
Part of the signal processing is alrea.dy implemented 
in real time. The SAR sensor includes a Digital Pre- 
Processor (DPP) performing Doppler centroid esti- 
mation, first order motion compensation and azi- 
muth pre-filtering. 
4545931634 
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The RTP is intended to  serve many purposes. Firstly, 
it should assist the operator in using the SAR system 
(error detection, in-flight target inspection, etc.). Se- 
condly, since the imagery provided by the RTP is of a 
high quality, and since it can be recorded in a digital 
form, it can often substitute imagery produced off- 
line by ground based processors. Finally, the RTP 
can be used on the ground in an off-line mode too. 
This is convenient if the processing has to  be repeat- 
ed after the flight in order to  take into account cali- 
bration data for instance, or if the onboard processed 
data were not recorded. 
The remainder of this paper describes the require- 
ments to  the RTP and presents the SAR processing 
algorithm adopted. The implementation is discussed 
in terms of thie overall architecture, the control sys- 
tem, and the most important of the building blocks 
from which tlhe processor is constructed. Finally a 
few concluding remarks are given. 
PROCESSOR REQUIREMENTS 
Table 1 lists the KRAS system parameters of rele- 
vance to  the processor. 
Frequency 
Platform speed 
Pulse repetition frequency 
Pre-filter ratio 
Pulse length 
Bandwidth 
Azimuth resolution 
Range resolutdon 
Slant range swath - 
Range 
Effective PRF 
Azimuth sample spacing 
Range sample spacing 
Range samples 
Pulse length 
Doppler history length 
Range curvature 
Depth of focus 
5.3 GHz 
I 3 0 0  m l s  
I 800 or I 1600 Hz 
4 or 8 
from 0.64 to  20 ps 
I 100 MHz 
variable 2,4,8 m 
variable 2,4,8 m 
variable 12,24,48 km 
580km 
I 50.2 100 or I 200 Hz 
variable 1.5, 3.0, 6.0 m 
variable 1.5, 3.0, 6.0 m 
8192 
I2048 samples 
I1024 samples 
22.4 samples 
32 samples 
Table 1. System parameters, basic and derived. 
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The RTP is able to process the entire swath into full 
resolution imagery in real time. In order to  attain 
this resolution, a comprehensive motion compensa- 
tion is required and therefore the RTP complements 
the first order compensation performed by the digital 
pre-processor. The motion compensation is based on 
data from the Inertial Navigation System (INS) 
mounted next to  the antenna. 
Only one channel can be processed, but any of the 
four channels in the future polarimetric system can 
be chosen as input for the real-time processor. 
Due to the three axis stabilization of the antenna 
which is controlled by the INS and the Doppler 
estimator, the processing assumes a nominally zero 
Doppler centroid. The motion compensation corrects 
for the undesired transversal aircraft displacements, 
and the azimuth processing only corrects for the 
remaining range curvature. 
If desired the imagery processed by the RTP can be 
radiometrically corrected. The correction takes into 
account the range attenuation and the non-uniform 
antenna elevation pattern. In order to  correct for the 
latter a flat terrain is assumed. Also data from the 
internal calibration of the SAR can be incorporated 
in the radiometric correction. 
The RTP output can be presented either in the slant 
range projection or in the ground range projection. A 
flat terrain is assumed here too.An optional multi- 
looking can be accomplished by spatially averaging 
the full resolution imagery after the square law de- 
tection. 
The RTP is supplied with aircraft position data origi- 
nating from the INS or a GPS receiver. These navi- 
gation data are synchronized with the radar data so 
that the position of a pixel pointed out in the proces- 
sed image can be given together with the associated 
backscatter coefficient. 
It is possible to  record the processed data either be- 
fore or  after the detection and in either the slant 
range or  the ground range projection. In the present 
single polarization system, recording the (possibly 
complex) data focused by the RTP does not prevent 
the raw pre-filtered data from being recorded simul- 
taneously. The HDDT has the capacity t o  record both, 
and the HDDT interface developed is able to  merge 
the two data streams. 
A LG OR1 THM 
The RTP is based on the range-Doppler algorithm. 
Other algorithms have been considered, but they 
have been found less suitable. The RTP includes a 
range processor, an azimuth processor and a post 
processor as shown in Fig. 1. Basicly the range and 
azimuth processors perform a matched filtering im- 
plemented in the frequency domain via the fast 
Fourier transform (FFT) and its inverse (IFFT). This 
approach is preferred t o  a time domain approach be- 
cause of the long filters involved, cf. Table l, and be- 
cause it enables the Hybrid Algorithm [21 to  be used 
for the range curvature correction. In azimuth the 
overlap-save block convolution algorithm is applied 
with an overlap of 50 per cent. With a Doppler history 
length up to  1024, this gives a maximum block length 
of 2048. 
The motion compensation is split into a range migra- 
tion correction and a phase correction [l]. In turn the 
latter is split into a first order compensation (part of 
the digital pre-processor), a local phase shift and, if 
needed, a global phase shift, see Fig 1. A right hand 
coordinate system is defined with the x-axis in the 
direction of the desired track (straight line or great 
circle) and the z-axis pointing downwards. Then a 
left looking SAR displaced from the desired track by 
Ay and Az, measures a range exceeding the desired 
range, R, by 
AR 5 Ay sin 8 - Az cos 8 ,  8 = Arccos(Hno&) (1) 
Hnom is the nominal altitude, and 8 is the incidence 
angle as  seen from the desired track. The range 
shifi, AR, varies over the swath, so it cannot be elimi- 
nated by multiplying the range spectrum by a phase 
ramp. Instead the RTP implements the range shift 
using a cubic interpolator. 
The phase shift associated with the displacement 
from the desired track is given by - 4 a A ~ l h .  The first 
order motion compensation applies a range indepen- 
dent phase shift corresponding to the value of AR a t  
Dipital Ranee Processor I 
Fig 1. RTPalgonthm 
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the middle of the swath. This phase shift, which en- 
sures that the Doppler spectrum is centred within 
the pass-band of the azimuth pre-filter, is subtracted 
in the subsequent motion compensation. 
For large scenes as those dealt with in real time strip 
map processing, Ay and A z  may eventually grow 
quite large, and hence the correction phase may 
change appreciably from range sample to range 
sample. The change is n: for Ay = Az = 120 m, H,,, = 
12500 m and 8 = 45”) for instance. This is undesirable 
because it complicates the processing where azimuth 
signals from neighbouring range gates are com- 
bined, e.g. the range curvature correction and the 
ground range projection (cubic inteqpolation). 
In the RTP the problem is solved by defining a local 
track for each block in the azimuth processing. This 
local track is a straight line paralllel to  the desired 
track, but displaced so that it intercepts the actual 
track at  the midpoint. Referring to  tlhe local track, Ay 
and Az are small, and so the phase shift does not 
cause problems to  the remaining processing. Unfor- 
tunately the “local phase shift” in Fig. 1 cannot be 
combined with the range shift (which still refers to  
the desired track) because of the block overlap. This 
means that each pixel is phase corrected twice. If 
phase continuity is crucial, the discontinuities a t  the 
edges of adjacent blocks referring l,o different local 
tracks can be eliminated. This is accomplished by the 
“global phase shift” module which of cause must fol- 
low the critical ground range projection. 
ARCHITECTURE; 
The hardware architecture of the real-time processor 
(RTP) is essentially a direct mapping of the algor- 
ithm structure (Fig. 1.) into hardware. This leads to  
a simple pipeline structure of elements where the 
main design objective is to minimize the number of 
different element types. This results in the definition 
of three element types, a programmable signal pro- 
cessing element (PSPE), a multi-purpose memory 
element and a multi-purpose interface element. 
Table 2 defines the three elements. 
I Signal processing: FFT/IFFT, - inter- Element type I Functions PSPE 
I polation, detection et’c. 
Memory I Corner turning 
Data path interface: IDPP->RTP, 
Table 2. Real-time processor elements. 
By restricting the system to these three element types 
a modular and cost effective design is ensured. The 
flexibility gained by using a modular design also pre- 
pares the system for future enhancements. 
A dedicated data path connects the elements of the 
pipeline. The data path is simply a unidirectional 
connection over which data are transferred between 
elements. The data path includes a 24 bit data bus 
and various control signals. Data words are transf- 
erred synchronously between elements using a clock 
generated by the transmitting element. The clock is 
nominally 8 MHz. Data are transferred in blocks, the 
length of whilch are restricted to multiples of 1024 
words and a maximum 16384 words. Block transfer 
is controlled by a handshake mechanism between the 
transmitting ,and the receiving element. The hand- 
shake lets the data ripple through the system when- 
ever the elements are ready, thereby allowing the 
processing to  proceed at the fastest possible speed. 
When the RTP is operating as an on-line real-time 
processing facility the speed is limited by the system 
pulse repetition frequency, however when used as  an 
off-line processing facility, where the input data rate 
can be greater than real-time, a speed advantage will 
be found. 
The data pathi is augmented by an intelligent buffer 
scheme incorporated into all elements. Each element 
has an input buffer, an output buffer and a dedicated 
buffer controller. The buffer controller handles the 
transfer of data between the data path and the buf- 
fers. Each buffer contains two memory blocks of 
16384 words (24 bit). Access to  each of the memory 
blocks can be switched between the data path and the 
element interior. This type of buffer is often referred 
a double buffer. 
The employment of double buffers relieves the ele- 
ments from the tedious task of performing trivial I/O 
operations on the data path. Double buffering especi- 
ally improves the processing capability of the PSPE. 
Another advantage of double buffering is that i t  
allows the synchronous data transfer rate on the 
data path to be minimized thereby simplifying the 
data path design and improving reliability. 
The buffering will increase the RTP system latency, 
but this increase is negligible compared with the 
inherent latency caused by the large synthetic aper- 
ture. Buffering will also give rise to  an increase in 
circuitry but this is considered to be a small price for 
the above-mentioned benefits. 
A 24 bit integer word format is chosen for two rea- 
sons. Firstly, off-line processing of SAR data has 
shown that 16 bit precision is adequate, however this 
requires a car’eful and time consuming control of the 
gain throughout the processing in order to  avoid 
arithmetic ovedunderflow. Using a 24 bit word 
format allows the requirements for gain control to  be 
loosened thereby simplifying the processing. Second- 
ly, the PSPE is based on a digital signal processor 
(Motorola DSP56001) offering a 24 bit word format. 
CONTROL 
The control of the RTP is based on the VME bus. All 
elements include an intelligent W E  slave inter-face 
based on the ]Motorola MC68302 16 bit micropro-ces- 
sor and Performance Technologies W E  Slave Inter- 
face chip. Among the facilities supported are inter- 
rupts, mailbox registers, dualport memory, and dy- 
namic memory mapping. 
The RTP is built into standard 19” card cages allow- 
ing 21 single-width boards per cage. The real-time 
processor will initially require 2 cages. This leaves 
enough surplus space to allow for the planned future 
enhancements. Each cage is known as an  RTP unit. 
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Each unit contains an off-the-shelf general-purpose 
VME based computer board used to  control the opera- 
tion of the RTP elements. This computer is denoted 
the RTP controller. The RTP controller performs the 
initial setup of the RTP elements and the tasks asso- 
ciated with the operation of the RTP such as the dis- 
tribution of auxiliary data associated with motion 
compensation, data collection, image display control, 
processing gain control and error handling. 
The problem of synchronizing the auxiliary motion 
compensation data with the radar data a t  the PSPEs 
that are performing motion compensation process- 
ing tasks is solved by using a simple FIFO synchro- 
nization technique. Auxiliary data and radar data 
are treated as two separate data streams. The data 
path is veiwed as a FIFO storage device for the radar 
data. The intelligent VME slave interface on the 
PSPE uses local memory to establish a FIFO memory 
structure for the auxiliary data. Both FIFO struc- 
tures are empty before processing begins. The con- 
sumption of data from the two FIFO structures 
proceeds in a locked and synchronized fashion when 
the processing commences. 
The programmable signal processing element 
(PSPE) performs all the signal processing tasks 
required in the RTP. The variety of different signal 
processing tasks requires the PSPE to be very flexible 
which is why the PSPE design is based on an array of 
standard digital signal processors. An assessment of 
available digital signal processors resulted in the use 
of the Motorola DSP56001(27MHz) due to  various per- 
formance and cost considerations. 
The signal processing tasks of the RTP differ greatly 
in respect to the amount of required computations 
compared with the amount of required I/O opera- 
tions to  be performed. The PSPE design takes into 
account that some tasks are highly compute bound 
(FFT/IFFT) while others are I/O bound (detection, 
interpolation etc.). Figure 2 shows the resulting 
PSPE design. 
(DB : Double buffer 3 
DSP : DSP56001 
MEM : Local DSP memory J +L Toall 
INTERFACE DSP5MX)I 
I (MC68302) I host interfaces 
DATA p24 DATA PATH OUT + 
BYPASS 
Fig. 2. PSPE block diagram. 
The design uses 8 digital signal processors organized 
in two identical arrays. A double buffer is used to 
the two arrays. Furthermore, each array 
busses in order to  increase U 0  capability. 
The signal processors are connected via the host in- 
terface to  the MC68302 microprocessor in the VME 
interface. The MC68302 is used to  initiate and control 
the operation of the signal processors. 
The utilisation of the digital signal processors vanes 
with the processing task type. Highly compute bound 
tasks offer 100% (8/8) processor utilisation while I/O 
bound tasks only offer 25% (2/8). Many of the PSPEs 
performing I/O bound tasks can however utilize the 
idle processors as co-processors thereby reaching a 
high degree of utilizational efficiency. Also, in some 
cases it is possible to  combine compute bound and U 0  
bound signal processing tasks thereby increasing the 
overall processor utilization. 
A special data path bypass feature is included on the 
PSPE (Fig. 2 ) .  The bypass feature allows data to  be 
passed from the data path input to  the data path 
output of the PSPE without involving the digital sig- 
nal processors. The bypass feature allows PSPEs t o  
work together in a parallel fashion when performing 
a task that is too big for a single PSPE and not prac- 
tically distributive on a pipelined connection of 
PSPE’s. The azimuth FFT and IFFT are such tasks. 
Since the PSPEs are physically situated in a pipeline 
but logically working in parallel, this is called 
“pseudo“ parallel operation. Figure 3 illustrates the 
pseudo parallel operation. 
BYPASS 
Operation 
5 3  
Fig. 3. Pseudo parallel PSPE operation. 
Finally, the bypass feature can also be used to  
enhance RTP system fault tolerance by including 
redundant PSPEs and using the bypass feature t o  
switch PSPEs into and out of the data path. 
CONCLUDING REMA 
A real-time processor for the Danish high resolution 
SAR has been presented in terms of its functional 
performance, algorithm, architecture and imple- 
mentation. The hardware design will be finished in 
the first half of 1991. The first version of the processor 
is expected t o  be operational early 1992, but it will not 
include comprehensive software for the motion com- 
pensation, the radiometric correction and the image 
presentation. The completed system will also include 
hardware and software enabling the processor to  be 
used in a ground based off-line mode offering polari- 
metric and multi-look processing as well. 
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